LPC1311

芯片信息

型號 封裝 在線定購
LPC1311FHN33(查看) HVQFN33

引腳布局

(點擊圖片看大圖)
技術資料—— LPC1311 PDF技術資料
LPC1311 參數
LPC1311 存儲器
Flash (KB) 8
RAM (kB) 4
LPC1311 其他參數
fmax (MHz) 72
I/Opins 28
UART 1
I2C 1
I2S -
SPI 1
SSP 1
ADC 8
DAC -
定時器 5
PWM 11
I/O 電壓 (V) 3.3
CPU 電壓 (V) 3.3
LPC1311 封裝與引腳
HVQFN33

LPC1311 概述

The LPC1311 are ARM Cortex-M3 based microcontrollers for embedded applications featuring a high level of integration and low power consumption. The ARM Cortex-M3 is a next generation core that offers system enhancements such as enhanced debug features and a higher level of support block integration.

The LPC1311 operate at CPU frequencies of up to 72 MHz. The ARM Cortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture with separate local instruction and data buses as well as a third bus for peripherals. The ARM Cortex-M3 CPU also includes an internal prefetch unit that supports speculative branching.

LPC1311 特性

  • ARM Cortex-M3 processor, running at frequencies of up to 72 MHz.
  • ARM Cortex-M3 built-in Nested Vectored Interrupt Controller (NVIC).
  • 8 kB on-chip flash programming memory.
  • 4 kB SRAM.
  • In-System Programming (ISP) and In-Application Programming (IAP) via on-chip bootloader software.
  • Serial Wire Debug and Serial Wire Trace port
  • High-current output driver (20 mA) on one pin
  • High-current sink drivers (20 mA) on two I2C-bus pins in Fast-mode Plus
  • Three reduced power modes: Sleep, Deep-sleep, and Deep power-down
  • Single power supply (2.0 V to 3.6 V).
  • 10-bit ADC with input multiplexing among 8 pins
  • Integrated oscillator with an operating range of 1 MHz to 25 MHz.
  • Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.
  • Serial interfaces:
    • UART with fractional baud rate generation, modem, internal FIFO, and RS-485/EIA-485 support.
    • SSP controller with FIFO and multi-protocol capabilities
    • I2C-bus interface supporting full I2C-bus specification and Fast-mode Plus with a data rate of 1 Mbit/s with multiple address recognition and monitor mode
  • Other peripherals:
    • Up to 28 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
    • Four general purpose counter/timers with a total of four capture inputs and 13 match outputs.
    • Programmable WatchDog Timer (WDT).
    • System tick timer.



今天上海时时乐开奖号
河内5分彩基本走势图 福彩南粤36选7开奖 贵州快三开奖爱彩乐 七乐彩开奖结果走势图连线带坐标 麻将里没有番 老11选5工具 华体即时赔率 山东十一运夺金 下载哈尔滨麻将游戏 七位数开奖结果今天 福建体彩36选7走势图 网络赚钱好项目 贵阳麻将app 分分11选5在线精准计划 即时指数比分 大数据股票龙头股有